## REMARKS

This amendment is submitted in response to the final office action dated October 18, 2006. Reconsideration and allowance of claims is requested. In this office action, claims 1-20 are considered and rejected as either anticipated by or obvious in view of Wilson (US Patent No. 5,557,734). These rejections are respectively traversed because in making these rejections, the Examiner has not accounted for several of the limitations of the claims.

Claim 1, which is now combined with claim 2 to present a new claim 1, recites a plurality of data buses connected with a cache memory unit and a data path adapted for processing data connected with the plurality of buses. In rejecting the claim, the Examiner fails to account for the requirement that the data path unit be adapted for processing data. He reads the claims simply on the data busses that passively move data from a cache memory to a node, which does not comprise processing data in any reasonable context of the word.

As to claim 3, which recites a multiplexer for alternately connecting the data input with each of the plurality of buses, the Examiner reads this limitation on the multiplexers shown in figure 7 of Wilson. However, the multiplexers are only shown as part of a two level multiplexer for implementing a truth table processor and do not provide the function of alternately connecting a data input with each of the plurality of data buses as recited in claim 3.

Claim 12 recites, among other things, that a plurality of cache memory units is provided, each having a plurality of cache ports. The Examiner reads this on figure 5 of Wilson, which shows a single memory unit (MEM8) having two cache ports. The Examiner alleges these two ports may each be connected to one or more of the plurality of data buses. This rejection must fail on two levels. First, the reference does not show a plurality of cache memory units, each having a plurality of cache ports. Further, it is not established that more than one data bus is connected to a different one of the plurality of cache ports from each of the memory units.

Claim 7 recites that a plurality of data address generators simultaneously communicate a plurality data values to the plurality of data buses. The Examiner, in his rejection, reads this limitation on the teachings in Wilson related to cache memory MEM5. However, the Examiner interpreted the claims such that they can be rejected in view of the teachings in Wilson related only to or only MEM8. It is clear that MEM5 does not have the

attributes required by claim 1. Therefore, the examiner cannot attribute a characteristic of MEM5 to a different memory MEM8 in Wilson when each cache memory described in the specification and covered by the claims of the present application provides all the functions recited in claim 7.

Claim 8 recites that the cache memory unit loads a plurality of data values of a plurality of different data buses with the data values being loaded from the different buses through the same cache port. The Examiner reads these limitations on teachings in the background section of Wilson concerning storing data in different caches. However, as previously argued, the Examiner already interpreted the claims such that they can be rejected in view of the teachings in Wilson related to only MEM8. Therefore, once again, the Examiner is limited to cache memory characteristics which can only been attributed to MEM8 and cannot now rely on the attributes of the other cache memories in Wilson without some teaching or suggestion in Wilson which would cause a person of skill in the art to combine the functions of these different cache memories. Further, as to all the other cache memories in the Wilson reference, they are only connected to a single data bus, as conceded by the Examiner in his rejection. Therefore this rejection must fail.

The arguments which are made with respect to claims 7 and 8 apply equally to claims 13, 15 and 16 of the present application.

Finally, with respect to claim 20, the claim recites simultaneously transferring a first subset of data values to a plurality of data buses. However, there is no such teaching in the Wilson reference, where each of the memories is connected to only a single data bus, as clearly shown in Fig. 5 and implicitly conceded by the Examiner in his rejection of claim 1.

In view of these clear distinctions, reconsideration and allowance of the claims, which are presented herein without raising any new issue, is respectfully requested.

Respectfully submitted,



James A. Sheridan
Registration No. 25,435
PATTERSON & SHERIDAN, L.L.P.
3040 Post Oak Blvd. Suite 1500
Houston, TX 77056
Telephone: (713) 623-4844
Facsimile: (713) 623-4846
Attorney for Applicant(s)